|
ECLinPS LITE*
|
|
AZ100EL16VO
|
3V to
5.5V Oscillator Gain Stage & Buffer With Enable
|
|
AZ10/100EL16VO
|
3V to
5.5V Oscillator Gain Stage & Buffer With Enable
|
|
AZ10EL89
|
ECL/PECL
Coaxial Cable Driver
|
|
AZG489
|
PECL
Quad Video Cable Driver
|
|
AZP81
|
ECL/PECL
Filter-Based Multiplier & Limiting Amp with Selectable Enable
|
|
AZP92
|
ECL/PECL
Divide by 1, 2 Clock Generation Chip with Selectable Enable
|
|
AZP94
|
ECL/PECL Divide by 1, 2 Clock Generation Chip with Tristate Compatible Outputs
|
|
AZV99
|
PECL/LVDS
Oscillator Gain Stage & Buffer with Selectable Enable
|
|
ECLinPS LITE* Translators
|
|
AZ100ELT20
|
3V to
5.5V Single CMOS/TTL to Differential to PECL Translator
|
|
AZ100ELT21
|
3V to
5.5V Single Differential PECL to CMOS/TTL Translator
|
|
AZ100ELT22
|
3V to
5.5V Dual CMOS/TTL to Differential to PECL Translator
|
|
AZ10ELT22
|
3V to
5.5V Dual CMOS/TTL to Differential to PECL Translator
|
|
AZ100ELT23**
|
3V to
5.5V Dual Differential PECL to CMOS/TTL Translator
|
|
ECLinPS PLUS*
|
|
AZ100EP16
|
3V
SiGe High Frequency Differential Receiver
|
|
AZ10EP16
|
3V
SiGe High Frequency Differential Receiver
|
|
AZ100EP16FE
|
3V
SiGe VCSEL Driver or Post Amp with Fast Edges and Variable Output Swing
(2.5GBps)
|
|
AZ100EP16VS
|
3V
SiGe Variable Output Swing High Frequency Differential Receiver (2.5GBps)
|
|
AZ10EP16VS
|
3V
SiGe Variable Output Swing High Frequency Differential Receiver (2.5GBps)
|
|
Low Voltage ECLinPS LITE*
|
|
AZ100LVEL11
|
3V to
5.5V 1:2 Differential Fanout Buffer
|
|
AZ100LVEL16
|
3V to
5.5V Differential Receiver
|
|
AZ100LVEL16VR
|
3V to
5.5V Oscillator Gain Stage & Buffer with Onboard Current Sources and
Selectable Enable Threshold and Polarity
|
|
AZ100LVEL16VT
|
3V to
5.5V Oscillator Gain Stage & Buffer. Similar to the "VR"
except when disabled the logic states of the high gain outputs are
reversed.
|
|
AZ100LVEL16VV
|
Dual
Input 3V to 5.5V Oscillator Gain Stage & Buffer with Onboard Current
Sources and Selectable Enable Threshold and Polarity
|
|
AZ100LVEL32
|
Divide
by 2 Divider
|
|
AZ100LVEL33
|
3V to
5.5V ECL/PECL Divide by 4 Divider
|
|
AZ100LVEL58
|
ECL/PECL
2:1 Multiplexer
|
|
AZP96
|
3V to 5.5V Differential Receiver with Minimized Input Loading
|
|
Phase Locked Loop
|
|
AZ12010
|
Multiply by 16,
32
Phase-Locked Loop Clock Generator
|
|
Very Low Phase Noise Sine Wave/CMOS to LVPECL
Buffer/Divider
|
|
AZP51
|
Very Low Phase Noise
Divide by 1 Sine/CMOS to LVPECL Buffer
|
|
AZP52
|
Very Low Phase Noise
Divide by 2 Sine/CMOS to LVPECL Buffer
|
|
AZP53
|
Very Low Phase Noise
Divide by 1,2 Sine/CMOS to LVPECL Buffer
|
|
AZP54
|
Very Low Phase Noise
Divide by 1 Sine/CMOS to LVPECL Buffer
|
|
AZP63
|
Very Low Phase Noise Divide by 1,2 Sine/CMOS to LVPECL Buffer
|
|
EBP53/EBP63
|
Evaluation Boards for AZP53 and AZP63 Buffers
|
|
Programmable Capacitive Tuning ICs
|
|
AZT70
|
Programmable Capacitive Tuning IC, 1.1 to 12.85 pF
|
|
AZT71
|
Programmable Capacitive Tuning IC, 6.6 to 37.553 pF
|
|
AZPB70
|
Programmer Board Kit for AZT70/71
|