

AZP81

PECL/ECL Filter-Based Multiplier & Limiting Amp with Selectable Enable

FEATURES

- High Bandwidth for 1+GHz
- 3.0V to 5.5V Power Supply
- Selectable Enable Polarity
- Designed for Filters to Select Odd or Even Harmonics
- S-Parameter (.s1p and .s2p) Files Available on Arizona Microtek Website
- >2 kV HBM ESD Protection
- Additional ESD Data Available on Arizona Microtek Website

PACKAGE AVAILABILITY

PACKAGE	PART NO.	MARKING	NOTES
MLP 16 (3x3) Green / RoHS Compliant / Lead (Pb) Free	AZP81LG	AZMG P81 <Date Code>	1,2

- 1 Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts) Tape & Reel.
- 2 Date code format: "Y" for year followed by "WW" for week.

DESCRIPTION

The AZP81 is a specialized multiplier chip designed to be used with an external filter. It supplies three different gain paths. A low gain path is used with a resonator, usually a crystal (D/D to Q). An intermediate gain path with fast output edges supplies a filter (D/D to FLTRDR/FLTRDR). A high gain limiting amp (AMPIN to Q_{HG}/Q_{HG}) with a selectable enable provides industry standard 100k PECL/ECL outputs.

When Q_{HG}/Q_{HG} are disabled, the AZP81's oscillator loop continues to operate. See truth table below for enable function. It also provides a V_{BB} and 470Ω internal bias resistors from D/D to V_{BB} and AMPIN to V_{BB}. The V_{BB} pin can support 1.5mA sink/source current. Bypassing V_{BB} and D to ground with 0.01 to 0.1 μF capacitors is recommended.

Output Q has an on-chip 4mA pull-down current source while output FLTRDR has an on-chip 8mA pull-down current source. External resistors to V_{EE} may also be used to increase pull-down current to a maximum of 25mA each.


ENABLE TRUTH TABLE

EN-SEL	EN (PECL/CMOS)	Q _{HG}	Q _{HG}
NC	Low	Low	High
NC	High or NC	Data	Data
V _{EE} *	Low or NC	Data	Data
V _{EE} *	High	Low	High


*Connections to V_{EE} must be less than 1Ω.

PIN DESCRIPTION


PIN	FUNCTION
D/D	Inputs from Resonator
Q	Output to Resonator
AMPIN	Inputs from Filter
FLTRDR/FLTRDR	Outputs to Filter
Q _{HG} /Q _{HG}	Outputs w/High Gain
V _{BB}	Ref. Voltage Output
EN	Enable Input
EN-SEL	Selects Enable Logic



TIMING DIAGRAMS




D to Q/FLTRDR



AMPIN to Q_{HG}

AZP81L PINOUT



AZP81

Absolute Maximum Ratings. Beyond which device life may be impaired.

Characteristic	Symbol	Rating	Unit
PECL Power Supply ($V_{EE} = 0V$)	V_{EE}	0 to 6.0	V_{DC}
PECL Input Voltage ($V_{EE} = 0V$)	V_I	± 0.75 with respect to V_{BB}	V_{DC}
PECL EN Input Voltage ($V_{EE} = 0V$)	V_I	0 to 6.0	V_{DC}
ECL Power Supply ($V_{CC} = 0V$)	V_{EE}	-6.0 to 0	V_{DC}
ECL Input Voltage ($V_{CC} = 0V$)	V_I	± 0.75 with respect to V_{BB}	V_{DC}
ECL EN Input Voltage ($V_{EE} = 0V$)	V_I	-6.0 to 0	V_{DC}
Output Current --- Continuous Q, FLTRDR/FLTRDR --- Surge	I_{OUT}	25 50	mA
Output Current --- Continuous Q _{HG} /Q _{HG} --- Surge	I_{OUT}	50 100	mA
Operating Temperature Range	T_A	-40 to +85	°C

100K ECL DC Characteristics ($V_{EE} = -3.0V$ to $-5.5V$, $V_{CC} = GND$)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
V_{OH}	Output HIGH Voltage Q, FLTRDR/FLTRDR	-1045	-895	-1005	-855	-980	-830	-910	-760	mV	
V_{OL}	Output LOW Voltage Q, FLTRDR/FLTRDR	-2010	-1710	-1985	-1685	-1965	-1665	-1910	-1610	mV	
V_{OH}	Output HIGH Voltage ¹ Q _{HG} /Q _{HG}	-1085	-880	-1025	-880	-1025	-880	-1025	-880	mV	
V_{OL}	Output LOW Voltage ¹ Q _{HG} /Q _{HG}	-1830	-1555	-1810	-1620	-1810	-1620	-1810	-1620	mV	
V_{IH}	Input HIGH Voltage	D/D	-1165	-390	-1165	-390	-1165	-390	-1165	-390	mV
		EN	-1165	V_{CC}	-1165	V_{CC}	-1165	V_{CC}	-1165	V_{CC}	mV
V_{IL}	Input LOW Voltage	D/D	-2250	-1475	-2250	-1475	-2250	-1475	-2250	-1475	mV
		EN	V_{EE}	-1475	V_{EE}	-1475	V_{EE}	-1475	V_{EE}	-1475	mV
V_{BB}	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV	
I_{IL}	Input LOW Current EN (ECL) EN (CMOS)		-150		-150		-150		-150	μA	
			-300		-300		-300		-300	μA	
I_{IH}	Input HIGH Current EN		150		150		150		150	μA	
I_{EE}	Power Supply Current		63		63		63		68	mA	

1. Specified with each output terminated through a 50Ω resistor to $V_{CC} - 2V$.

100K LVPECL DC Characteristics ($V_{EE} = GND$, $V_{CC} = +3.3V$)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
V_{OH}	Output HIGH Voltage Q, FLTRDR/FLTRDR	2255	2405	2295	2445	2320	2470	2390	2540	mV	
V_{OL}	Output LOW Voltage Q, FLTRDR/FLTRDR	1290	1590	1315	1615	1335	1635	1390	1690	mV	
V_{OH}	Output HIGH Voltage ¹ Q _{HG} /Q _{HG}	2215	2420	2275	2420	2275	2420	2275	2420	mV	
V_{OL}	Output LOW Voltage ¹ Q _{HG} /Q _{HG}	1470	1745	1490	1680	1490	1680	1490	1680	mV	
V_{IH}	Input HIGH Voltage	D/D	2135	2910	2135	2910	2135	2910	2135	2910	mV
		EN	2135	V_{CC}	2135	V_{CC}	2135	V_{CC}	2135	V_{CC}	mV
V_{IL}	Input LOW Voltage	D/D	1050	1825	1050	1050	1825	1050	1825	-1475	mV
		EN	V_{EE}	1825	V_{EE}	V_{EE}	1825	V_{EE}	1825	-1475	mV
V_{BB}	Reference Voltage	1910	2050	1910	2050	1910	2050	1910	2050	mV	
I_{IL}	Input LOW Current EN (ECL) EN (CMOS)		-150		-150		-150		-150	μA	
			-300		-300		-300		-300	μA	
I_{IH}	Input HIGH Current EN		150		150		150		150	μA	
I_{EE}	Power Supply Current ¹		63		63		63		68	mA	

1. For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

2. Specified with each output terminated through a 50Ω resistor to $V_{CC} - 2V$.

AZP81

100K PECL DC Characteristics ($V_{EE} = \text{GND}$, $V_{CC} = +5.0\text{V}$)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
V_{OH}	Output HIGH Voltage Q, FLTRDR/FLTRDR	3955	4105	3995	4145	4020	4170	4090	4240	mV	
V_{OL}	Output LOW Voltage Q, FLTRDR/FLTRDR	2990	3290	3015	3315	3035	3335	3090	3390	mV	
V_{OH}	Output HIGH Voltage ¹ Q_{HG}/Q_{HG}	3915	4120	3975	4120	3975	4120	3975	4120	mV	
V_{OL}	Output LOW Voltage ¹ Q_{HG}/Q_{HG}	1470	1745	1490	1680	1490	1680	1490	1680	mV	
V_{IH}	Input HIGH Voltage	D/D	3835	4610	3835	4610	3835	4610	3835	4610	mV
		EN	3835	V_{CC}	3835	V_{CC}	3835	V_{CC}	3835	V_{CC}	
V_{IL}	Input LOW Voltage	D/D	2750	3525	2750	3525	2750	3525	2750	3525	mV
		EN	V_{EE}	3525	V_{EE}	3525	V_{EE}	3525	V_{EE}	3525	
V_{BB}	Reference Voltage	3610	3750	3610	3750	3610	3750	3610	3750	mV	
I_{IL}	Input LOW Current EN (ECL) EN (CMOS)		-150		-150		-150		-150		μA
			-300		-300		-300		-300		
I_{IH}	Input HIGH Current EN		150		150		150		150	μA	
I_{EE}	Power Supply Current ¹		63		63		63		68	mA	


- For supply voltages other than 5.0V, use the ECL table values and ADD supply voltage value.
- Specified with each output terminated through a 50Ω resistor to $V_{CC} - 2\text{V}$.

AC Characteristics ($V_{EE} = -3.0\text{V}$ to -5.5V ; $V_{CC} = \text{GND}$ or $V_{CC} = 3.0\text{V}$ to 5.5V , $V_{EE} = \text{GND}$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t_{PLH} / t_{PHL}	Propagation Delay D/D to Q	90		200	90		200	90		200	90		200	ps	
	D/D to FLTRDR/FLTRDR ²	130		260	130		260	130		260	130		260		
	AMPIN to Q_{HG}/Q_{HG} ¹ (SE)	200		380	200		380	200		380	200		380		
t_{SKEW}	Duty Cycle Skew ³ (SE)		5	20		5	20		5	20		5	20	ps	
$V_{PP}(\text{AC})$	Input Swing (SE) ⁴	D/D	300		2000	300		2000	300		2000	300		2000	mV
		AMPIN	150		2000	150		2000	150		2000	150		2000	
t_r / t_f	Output Rise/Fall Times (20% - 80%)	80		240	80		240	80		240	80		240	ps	
X_{MAX}	Maximum Recommended Multiply Ratio														
		Even Harmonics			8			8			8			8	
		Odd Harmonics			7			7			7			7	

- Specified with Q_{HG}/Q_{HG} terminated through a 50Ω resistor to $V_{CC} - 2\text{V}$.
- Specified with FLTRDR terminated into an AC coupled 50Ω load, FLTRDR into an AC coupled 50Ω load along an external 8mA pull-down current.
- Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.
- Single ended input swing for which AC parameters guaranteed.

SINGLE ENDED AC PP INPUT






Fig 1: Typical Large Signal Outputs, Q_{HG}/Q_{HG}

Measured with 750mV_{PP} on AMPIN, Q_{HG}/Q_{HG} each terminated to V_{CC}-2V via 50 Ω resistors.

AZP81

APPLICATION

The AZP81 is a “filter-based” oscillator gain stage and multiplier. Generating a spectrum of harmonics from a sine-wave input, an external bandpass filter selects the desired harmonic.

A crystal or SAW (with associated passive discrete components) is connected between D and Q (pins 1 and 16, respectively) to form an high stability oscillator stage. Alternatively, an external Colpitts, Pierce or similar sine-wave oscillator may be fed into D (pin 1) to drive the AZP81. In this case, input amplitude should be less than $1 V_{PP}$ on D for best results. Also, tie the Q pin to V_{CC} to reduce fundamental subharmonic and other noise source coupling into the circuit board.

The D input also drives another higher gain stage. This stage generates fast edges with resultant high harmonic spectral content. In one mode, the signal on FLTRDR (pin 14) is a square wave with greater spectral energy at odd harmonics (3x, 5x, 7x). Figure 4 illustrates the typical spectral output at FLTRDR. Another mode is selected by connecting FLTRDR and FLTRDR. This mode generates a pulse wave which contains greater spectral energy at even harmonics (2x, 4x, 6x, 8x). Figure 5 illustrates the typical spectral output at FLTRDR when the two pins are shorted together.

An external bandpass filter inserted between FLTRDR (or FLTRDR/FLTRDR) and AMPIN (pin 7) selects the desired harmonic and attenuates the rest. This filter is typically either an LC or SAW implementation. The bandpass filter is AC coupled since both the FLTRDR and AMPIN signals are internally biased. The filter must be designed for the drive impedance found at FLTRDR and the input impedance at AMPIN.


Graphs that follow in this data sheet show the S-parameters for these pins. Also included are graphs of the output impedance magnitude of FLTRDR and the input impedance magnitude of AMPIN. These impedance graphs provide a way to approximate the filter required without the use of S-parameter based design software.

The filter and other elements on the circuit board must be placed carefully to minimize subharmonic feed-through. The resultant signal level at AMPIN should be 150 mV peak-peak or greater for best limiting amplifier performance.

The limiting amplifier provides a high bandwidth PECL/ECL output into the standard load of 50Ω to $V_{CC} - 2V$. Figure 1 shows the large signal output swing versus frequency.

It may be desirable to hold off the limiting amplifier operation until the sine-wave oscillator has started. A capacitor may be used with the EN pin to create a delay. Connect the capacitor from EN to V_{CC} (if EN-SEL is open) or V_{EE} (if EN-SEL is connected to V_{EE}). This modification will avoid high-frequency parasitic feedback from the circuit board during oscillator startup. A 220pF capacitor will provide approximately 10 μ s delay.

Arizona Microtek’s website (www.azmicrotek.com) contains S-parameters for all signal paths in industry-standard .s1p and .s2p format supporting an easier RF design process.



**Fig 2: Typical Multiplier Application
(Simplified Logic Shown)**






Fig 3: Typical LC Band Pass Filter



**Fig 4: Typical Spectrum Output of FLTRDR (Square wave)
Full Limiting 155 MHz Input Signal**



**Fig 5: Typical Spectrum Output of FLTRDR (Pulse wave)
Full Limiting 155 MHz Input Signal**

S-PARAMETERS




Fig 6: S11, D to Q




Fig 7: S12, D to Q




Fig 8: S21, D to Q




Fig 9: S22, D to Q




Fig 10: S11, D to FLTRDR




Fig 11: S12, D to FLTRDR

- (1): FLTRDR open, not connected to FLTRDR
- (2): FLTRDR connected to FLTRDR




Fig 12: S21, D to FLTRDR




Fig 13: S22, D to FLTRDR

- (1): FLTRDR open, not connected to FLTRDR
- (2): FLTRDR connected to FLTRDR




Fig 14: S11, AMPIN to Q_{HG}

IMPEDANCES




Fig 15: FLTRDR Output Impedance

- (1): FLTRDR open, not connected to FLTRDR
- (2): FLTRDR connected to FLTRDR





Fig 16: AMPIN Input Impedance

**PACKAGE DIAGRAM
MLP 16**



NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME T14-1994.
- ② THE TERMINAL #1 AND PAD NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012.
- ③ DIMENSION b APPLIES TO METALLIZED PAD AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM PAD TIP.
- ④ COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- ⑤ INSIDE CORNERS OF METALLIZED PAD MAY BE SQUARE OR ROUNDED

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.25 REF	
b	0.18	0.30
D	2.90	3.10
D2	0.25	1.95
E	2.90	3.10
E2	0.25	1.95
e	0.50 BSC	
L	0.30	0.50
aaa	0.25	
bbb	0.10	
ccc	0.10	

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.